Senior Design Verification Engineer
📋 Role Overview & Responsibilities
Description
Senior Design Verification Engineer (Arteris, Inc. dba Arteris IP; Austin TX): Research, design, develop, and test electronic components and systems for commercial and industrial use. Determine project material or equipment needs and analyze electronics system requirements, capacity, cost, and user needs to determine project feasibility. Develop and debug test benches using UVM (Universal Verification Methodology) to verify RTL design. Define, document, develop and execute RTL verification test and coverage at system level. Conduct performance verification and power-aware verification. Triage Regressions, Debug RTL designs in Verilog and SystemVerilog, write code and functional coverage. Improve and refine verification process, methodology, and metrics. Drive SoC projects from test bench development to verification closure. Oversee verification flow enhancements using Shell scripts, Python and JavaScript.
Salary: $152,000 - $175,000 per year
Send resumes to: HR Recruiting, Arteris, Inc. dba Arteris IP, 900 E. Hamilton Ave., Suite 300, Campbell, CA 95008
Frequently Asked Questions
How do I apply for the Senior Design Verification Engineer position at Arteris? ▼
Click the “Apply for this Position” button on this page to submit your application directly to Arteris without recruitment intermediary fees.
Is this position eligible for remote work or visa sponsorship? ▼
This position is located in Austin, TX with potential relocation and sponsorship assistance depending on candidate qualifications.
Are there any candidate fees on Hirely? ▼
No. Hirely is completely free for candidates. We never charge registration fees or placement fees.
Legitimate employers will never ask you to transfer funds, purchase equipment from unauthorized vendors, or pay application/visa fees. Hirely rigorously monitors listings, but always verify communication is from official corporate email domains.
Learn how to protect yourself against employment fraud →