RTL Design Engineer
📋 Role Overview & Responsibilities
Description
Location: San Jose, CA
JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation and debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture specification for new and modified functions. Responsible for linting and simulation of design. Work with synthesis and backend teams for physical implementation. EDUCATION: Bachelor's or Master's in Computer Engineering
KEY RESPONSIBILITIES: • Perform RTL design of digital components in Verilog/systemverilog.• Analyze/fix Lint and CDC errors of the components.• Guarantee quality/timely deliverables meeting project’s schedule.• Help to improve/automate design process.
PREFERRED EXPERIENCE: • Knowledge of RISK-V processor integration Express• Multi-clock domain designs.• Design constraints for synthesis and static timing analysis.• Knowledge of AXI/AMBA protocol• Knowledge of front-end RTL design tools and methodologies.• Knowledge of scripting languages like Perl, tcl or cshell
Frequently Asked Questions
How do I apply for the RTL Design Engineer position at Infobahn Softworld Inc? ▼
Click the “Apply for this Position” button on this page to submit your application directly to Infobahn Softworld Inc without recruitment intermediary fees.
Is this position eligible for remote work or visa sponsorship? ▼
This position is located in San Jose, CA with potential relocation and sponsorship assistance depending on candidate qualifications.
Are there any candidate fees on Hirely? ▼
No. Hirely is completely free for candidates. We never charge registration fees or placement fees.
Legitimate employers will never ask you to transfer funds, purchase equipment from unauthorized vendors, or pay application/visa fees. Hirely rigorously monitors listings, but always verify communication is from official corporate email domains.
Learn how to protect yourself against employment fraud →